## **CLAIMS**

We claim:

Sub 2

3

4

5

6

7

8

1. A method of translating instructions, said method

comprising:

translating a first block of instructions executable in a first processor architecture, into a translated first block of instructions executable in a second processor architecture, said translated first block of instructions operating with a stack of data entry positions; and

generating an expected Top of Stack (TOS) position in said stack for said first block of code.

- 1 2. The method as claimed in claim 1, said method further 2 comprising:
- adding at least one instruction to said translated first block of
- 4 instructions to determine if said first expected TOS is equal to an actual TOS at a
- 5 time of executing said translated first block of instructions.

KI

- 1 3. The method as claimed in claim 2, wherein said instruction
- 2 added to said first block of instructions, branches to correction code if said
- 3 expected TOS is not equal to said actual TOS.



4.	The method as d	laimed in claim 3	, said method further

- 2 comprising:
- determining if execution of instructions in said first block of
- 4 instructions changes the actual TQS.
- 1 5. The method as claimed in claim 4, said method further
- 2 comprising:
- in response to determining execution of instructions in said first
- 4 block of instructions changes the actual TOS, adding an instruction to an end of
- 5 the first block of instructions to update the actual to TOS.
- 1 6. A computer-readable medium having stored thereon a set of
- 2 instructions to translate instructions, said set of instructions, which when
- 3 executed by a processor, cause said processor to perform a method comprising:
- 4 translating a first block of instructions executable in a first processor
- 5 architecture, into a translated first block of instructions executable in a second
- 6 processor architecture, said translated first block of instructions operating with a
- 7 stack of data entry positions; and
- 8 generating an expected Top of Stack (TOS) position in said stack for said
- 9 first block of code.

1

2

3

4

1	7. The computer-reada	ble medium as claimed in claim 6,
2	wherein said set of instructions further is	ncludes additional instructions, which
3	when executed by said processor, cause	said processor to perform said method
4	further comprising:	
5	adding at least one instruc	ion to said translated first block of
6	instructions to determine if said first exp	ected TOS is equal to an actual TOS at a
7	time of executing said translated first blo	ock of instructions.

- 1 8. The computer-readable medium as claimed in claim 7,
  2 wherein said instruction added to said first block of instructions, branches to
  3 correction code if said expected TOS is not equal to said actual TOS.
  - 9. The computer-readable medium as claimed in claim 8, wherein said set of instructions further includes additional instructions, which when executed by said processor, cause said processor to perform said method further comprising:
- determining if execution of instructions in said first block of instructions changes the actual TOS.
- 10. The computer-readable medium as claimed in claim 9,
   wherein said set of instructions further includes additional instructions, which

1



3	when executed by said processor,	cause said	processor to	perform s	said metho	od
---	----------------------------------	------------	--------------	-----------	------------	----

1

- 4 further comprising:
- 5 in response to determining execution of instructions in said first
- 6 block of instructions changes the actual TOS, adding an instruction to an end of
- 7 the first block of instructions to update the actual to TOS.

## 11. A system comprising:

- a first unit of logic to translate a first block of instructions executable in a
- 3 first processor architecture, int∮ a translated first block of instructions executable
- 4 in a second processor architecture, said translated first block of instructions
- 5 operating with a stack of data entry positions; and
- a second unit of logic to generate an expected Top of Stack (TOS) position
- 7 in said stack for said first block of code.
- 1 12. The system as claimed in claim 11, wherein said second unit
- 2 of logic further adds at least one instruction to said translated first block of
- 3 instructions to determine if said first expected TOS is equal to an actual TOS at a
- 4 time of executing said translated first block of instructions.

2

3

4

		ſ
,	1	13. The system as claimed in claim 12, wherein said instruction
<i>\$</i>	2	added to said first block of instructions, branches to correction code if said
	3	expected TOS is not equal to said actual TOS.
	1	14. The system as claimed in claim 13, wherein said second unit
	2	of logic determines if execution of instructions in said first block of instructions
	3	changes the actual TOS.
1	1	15. The system as claimed in claim 14, wherein said second unit

of logic, in response to determining execution of instructions in said first block of

instructions changes the actual TOS, adds an instruction to an end of the first

block of instructions to update the actual to TOS.